AC bias for a magnetic amplifier by Compton, Bryan W.
Calhoun: The NPS Institutional Archive
Theses and Dissertations Thesis Collection
1963
AC bias for a magnetic amplifier
Compton, Bryan W.














AC BIAS FOR A MAGNETIC AMPLIFIER
by
Bryan W. Qompton
Lieutenant Commander, United States Navy
Submitted in partial fulfillment of









US. NAVAL POSTGRADUATE SCHOOL
MONTEREY, CALIFORNIA
AC BIAS FOR A MAGNETIC AMPLIFIER
by
Bryan W. Compton
This work is accepted as fulfilling





United States Naval Postgraduate School

—> c rnO A OH1
The- use of an alternating bias for a center tap doublet;
circuit, as a typical representative of the doublet. class of
magnetic amplifiers, was investigated primarily to determine
if a lower minimum output could be obtained than with a direct
bias without appreciably, changing the gain characteristic.
An analytical solution to the problem indicated that a minimum
output less than that obtainable with a DC bias alone could
be obtained without a major change in the gain characteristic,
laboratory investigation revealed that a minimum- output was
obtainable that was significantly less than that obtainable
by use of a DC bias alone by using an AC bias in conjunction
with a DC bias.
The writer wishes to express his appreciation to Mr.
Raymond B. Yarbrough of the U. S. Naval Postgraduate School
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Magnetic amplifiers have enjoyed a resurgence of interest
and application in recent years due to the availability of
square loop magnetic materials and high quality solid state
diodes o The so called "doublet class" of magnetic amplifiers
has found wide spread usage as a class of single ended Do Co
amplifiers . One disadvantage of this class of amplifiers,
when not used in a push pull configuration, has been a minimum
output above zero with no control signals For a DC biased
amplifier a minimum of 150$ of the magnetizing current for
the core employed is ordinarily realized
„
This investigation was concerned with the reduction of
this minimum by the use of an AC powered bias winding* As a
representative circuit of the "doublet class" the "center tap"
circuit was analyzed and tested in the laboratory. In the
analysis of the circuit the method developed by Johannessen
was employed .1
-*-P. R. Johannessen, "Analysis of Magnetic Amplifiers by
the use of Difference Equations", AIEE Transactions , Vol. 70
part 1, pp 700-711, January 195 5
.

2. Analysis of Circuit
The circuit chosen for analysis was the center tap doub-
let circuit, Figure 1, as a representative of the "doublet
class" of magnetic amplifiers. The method of analysis was
based upon writing a set of linear equations describing the
circuit relationships for specified modes of operation. The
boundary line between modes of operation was determined by con-
sideration of the fact that after the first cycle the amount
of flux change per cycle was zero. Basically this is the con-
sideration that the core reaches saturation only once each
cycle.
Figure 1
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The following assumptions were made in the analysis and
were later checked for validity:
1. e c is constant or so slowly varying in comparison
with eac that it can be approximated by its average value
over one half -cycle
«
2. The cores and diodes are matched
„
3<> The core can be modeled by a square resistive model,
with static width FQ , and with the width increasing linearly
with the rate of change of fluxo F = =± F + K S& . Referred
dt
to the gating circuit this becomes X. I - ± 1 + G e. The sign
associated with IQ is determined by the sign of e
4° The diode in the forward direction has resistance Rf
with a forward voltage drop V^ and in the reverse direction
an infinite resistance
.
b. The diode does not unblock in the resetting half-
cycle nor block in the gating half -cycle
.
Diode Blocking is here defined as the reverse biasing of
the diode associated with the gating core Q
Diode Unblocking is here defined as the forward biasing
or one diode associated with the resetting corec
6c That e ac is adjusted to take the core from positive
to negative saturation in one half-cycle in the absence oi any
other signal,,
With these assumptions the following modes of operation
are ootained:




Mode B (core I saturated, core II resetting).
Mode C (both cores unsaturated, core I resetting, core II
gating)
,
Mode D (core I resetting, core II saturated)
o
The term "gating" refers to change of flux along the hy-
steresis loop under the influence of the source voltage and
occurs when the diode is unblocked in the positive half-cycle
of the source voltage „ Resetting is the change of flux along
the hysteresis loop in the opposite direction Due to the
symmetry of the circuit operation, mode C equations are the
same as mode A equations except for the sign of the source
and bias voltage . Operation in mode D is likewise analogous
to operation in mode Be

Mode Ao Both cores unsaturated, core I gating, core II resetting,
Figure 2
n Equivalent Circuit for Mode A
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Mode Bo Core I saturated . Core II resetting.
Figure 3










Equations for Mode B operation
e












Mode Co Both cores unsaturated, core I resetting, core II gat^




o Equivalent Circuit for Mode C
-/\AAA 1 i AAAA-
Equations for Mode C operation.,
i







Core I resetting, core II gatingo This is the dual of
Figure 5
Equivalent Circuit for Mode D
-A/W-
Aw
Equations for Mode D operation,
£c u fa + ^v I*
|
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For simplification the following abbreviations are adopted;
^/vx = «t , Rid? 3 Gs
,
#* - Gw . The system determinant for Mode A
is
-R^R^, and that for Mode B is R^R^', where
D* G x + ZG&b *ZG6c + 4Ge G-b + GG# +646* + 6r60w «?W fi's € * &c + &£>'
Solving for e /A (
e
t
t* node A), <?/c , *,* , it* > i,B ,t>,W *v> y**'**













Knowing that the net change of flux in each core is zero
for a cycle which begins with resetting yields"
Where T^ and T2 are the times of modal sequence change » Choos-
ing a square wave excitation, eac = -Eac (~l)
n
,
e D = -E D C~l)
n
s
and, e c = Ec , where the n represents the half-cycle in ques-
tior yields?
-£l^(* +**)*fa(-c-2ti)+JJIr*-^) + ^1kuL*Ctfr
v • ** to i<to
equation (2 el)
Defining the half -cycle average current as 1^ yields:
!.(«+)= 3 [5/ <•« <** +
-,J "u,
<<*]
Substituting values for I^ln) and 1^(11+1) into the volt-second
equation (2.1) yields: [ l LH - ( ^\\± * [l L(^-(^')]
r _*«>•£< 1 1 r Cc(»>4i) £. T -I
8

This yields the following difference equation:
In steady state TL (n) = I^n + 1) , with the assumptions
matched cores and diodes, the following gain equations are
obtained:
Jc~ /C£. *K< -/"«»- steady sM* utbtr?
The minimum output must occur when the core does not sat-
urate in either half cycle, gating or resetting* For the modal
sequence we have adopted (A B C D)modes B and D would not exist.
Hence I ^ dt + J q £1" ® * Substituting values at min-
imum output: ***
Setting E =0 -it- ,
-J ~ &LZ-B ( &+2J&)
This value of wh gh when substituted in the gain equation
gives a value of zero output with no control signal.
It is now necessary to see if this value of ^T^T meets
the assumptions of no diode unblocking during the reset half—
cycle and blocking during the gating half-cycle. No unblocking

will occur in the resetting half cycle if: C,t ^i Z(.^cf ^-/^>^
This indicates that no unblocking of the resetting core diode
will occur in this situation.
Considering now whether the diode in the gating circuit
blocks before the minimum output is reached, we substitute the
.value for T7j5 that should produce zero output with no
control voltage into the current expression for i^. to see if
the current remains equal to or greater than zero
s
indicating
no blocking. With this substitution:
This result indicates no blocking of the diode in the gating
circuit should occur with e^ adjusted for minimum output.
The remaining test to be made is to insure that with the
AC bias voltage adjusted for the assumed minimum output that
the operation is in the mode sequence assumed. A deviation in
the assumed modal sequence would arise if the resetting core
10

saturated in the reset half -cycle. In order to make this test
it is convenient to find the amount of flux change in the re-
setting core, assuming it does not saturate in one half cycle,
and compare it to the flux required to saturate the coreo With
the AC bias adjusted for assumed minimum output, the flux
change in terms of volt-seconds is / elc <kr -(£**.- Vp)Tf, To find
the volt-seconds required to saturate the core the source
voltage, e ac , is considered to be adjusted to just reach satur-
ation for the core (from negative to positive saturation or
vice versa) in one half-cycle. If e ac is adjusted to this
value, the total volt-seconds available from the core referred
to the gate windings is found to be it j TTg"/? / wnicn
will always be less than the volt-seconds required by the re-
setting core if it is not to saturate. Hence a change in
modal sequence will always be encountered prior to reaching
the assumed minimum.
Another consideration, in attempting to predict a minimum
output, is the fact that at minimum output gating voltage
equals the resetting voltage, e]_ a + e2A = o This gives
$fc (6u* Xt+u+p. ifvJM +J.(<w) + ( *£ge)(t+ito)*o
Considering sinusoidal excitation this is possible only if
two bias windings are employed, an AC and a DC The DC bias
voltage must be adjusted such that <?c - " I<?(^) Nl<± an(x




Whereas the analysis of the circuit was made considering
only square wave excitation, due to the relative ease of com-
puting the firing angle (saturation time) with such excitation,
both sinusoidal and square wave excitation were used in th«
laboratory in the investigation. In order to reduce unknown •
variations, the diodes and cores were matched as nearly as
possible, although some core mismatch was still in evidence.
The primary concern was to determine if a minimum output
significantly less than the static magnetizing current could
be obtained by the use of AC bias. This point was chosen
because it is the mimimum that can be obtained with DC bias.
In practice the minimum obtainable is usually 50% to 100%
greater than this value. The core used was orthonal, 1 mil -
Magnetics Inc. 7f50425-lA, a 50% nickel iron alloy square loop
material.
3.1 Sinusoidal Excitation
A 'minimum output of about one fourth of the minimum ob-
tainable with DC bias was obtained with the use of both an AC
and DC bias. This point was reached by adjusting the AC bias
voltage to a minimum output. At this point the modal sequence
-
changes as outlined in the circuit analysis. That the sequence
changed at this point was confirmed in the laboratory by obser-
ving the core voltage on the oscilloscope. It was evident that
the core was saturating in the resetting mode. Accompanying
this modal sequence change was a blocking of the output diode
12

in the gating circuit and an unblocking of the diode associa-
ted with the resetting core. The analysis indicates the diode
blocking and unblocking follows from the modal sequence change
„
With the AC bias adjusted for minimum output an additional
DC winding used as a bias winding was employed to reduce the
minimum output to the lowest attainable „ This value was sig-
nificantly less than that obtained by use of only a DC bias,
being less than one fourth of that value ° The minimum output
obtained with the AC bias alone was well above the static mag-
netizing current and somewhat larger than the value obtained
with DC bias only D Thus if minimum output is an important
consideration, it is necessary to use two bias windings, one
for AC and one for DC,
It was found that if the AC bias was adjusted above the
value for minimum output the resultant gain characteristic
curve showed a marked gain decrease and lowering of maximum
output. Values of AC bias voltage below the value required
for minimum output did not result in gain characteristic de~
terioriation or lowered maximum output but did result in
higher minimums*.
3o2 Square Wave Excitation
For square wave excitation the minimum output obtainable
with AC bias alone was lower than that obtainable with DC
bias only. An additional DC bias winding lowered the minimum
obtainable but introduced a marked nonlinearity in the gain
characteristic which was basically a linear? very low gain,
13

portion followed by the normal high gain linear portion. The
low gain linear portion corresponds to the change of modal
sequence pointed out in the analysis « The results for sinu-
soidal and square wave excitation are summarized in the fol-








The use of an AC bias is very effective in reducing the
minimum output for the center tap magnetic amplifier
,
particularly for a sinusoidal source voltage,, This output
however, is still not zero. As long as the AC bias voltage
is not increased above that for minimum output with AG bias
alone there is no deterioration in the gain characteristic
slope or linearity. The results of the analysis can be
interpreted in terms of AC control with DC bias or in terms
of multiple inputs by replacing the single AC and DC terms by
summations. For applications where minimum outputs are impor^
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